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Abstract. The reversible logic can be used in various research areas,
e. g. quantum computation, cryptography and signal processing. In the
paper we study reversible logic circuits with additional inputs, which
consist of NOT, CNOT and C2NOT gates. We consider a set F (n, q) of
all transformations Bn → Bn that can be realized by reversible circuits
with (n+q) inputs. An analogue of Lupanov’s method for the synthesis
of reversible logic circuits with additional inputs is described. We prove
upper asymptotic bounds for the Shannon gate complexity function
L(n, q) and the depth function D(n, q) in case of q > 0: L(n, q0) . 2
n
if q0 ∼ n2
n−o(n) and D(n, q1) . 3n if q1 ∼ 2
n.
Keywords. Reversible logic, gate complexity, circuit depth, asymp-
totic bounds.
Subject classification. 03D15 Complexity of computation.
1. Introduction
The reversible logic is essential in the quantum computing. It
also has a great potential in designing various computing devices
with low power consumption. Landauer (1961) proved that the
irreversibility of computations leads to the energy dissipation re-
gardless of the underlying technology. Bennett (1973) showed that
the absence of heat generation can be achieved only when a cir-
cuit is completely built from reversible gates. The main problem
is that we should find a compromise between the gate complexity,
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the depth (working time) of a reversible circuit and the amount
of used memory (additional inputs) when solving the problem of
reversible logic synthesis. Unfortunately, strict asymptotic bounds
for the gate complexity and the depth of reversible circuits haven’t
been found so far, especially in the case of using additional inputs.
The circuit complexity theory goes back to the work of Shannon
(1949). He was the first who suggested to consider the complexity
of the minimal switching circuit, which realizes a Boolean function,
as a complexity measure of this function. For today, the asymptotic
gate complexity L(n) ∼ 2n / n of a Boolean function of n variables
in the basis of classical gates “NOT, OR, AND” is well-known.
The problem of computations with the limited memory was
considered by Karpova (1987). She proved that the asymptotic
gate complexity of a circuit, which consists of the gates corre-
sponding to all Boolean functions of p variables and which uses
at least three memory registers, depends on the value of p, but
doesn’t depend on the number of used memory registers. Also she
proved that any Boolean function can be realized in such a circuit
using only two memory registers.
Lupanov (1970) considered circuits of functional elements with
delays. He proved that in a regular basis of functional elements any
Boolean function can be realized in a circuit with asymptotically
the best gate complexity and with the delay T (n) ∼ τn, where τ
is the constant depending on the basis. Though the depth and the
delay of a circuit can be defined differently (see Khrapchenko 1995),
in the model of reversible circuit described below we can consider
the value of T (n) as the circuit depth. However a dependency of
T (n) on the number of used memory registers was not considered
for the “classical” circuits.
A gate is called reversible if it implements a bijective transfor-
mation. There are several known reversible gates for today. Among
them are the NOT gate; the controlled NOT (CNOT) gate, intro-
duced by Feynman (1985); the Toffoli gate (C2NOT) introduced
by Toffoli (1980); the Fredkin gate, etc.
A set F (n, q) of all transformations Bn → Bn that can be im-
plemented by reversible circuits with (n+ q) inputs was considered
in Zakablukov (2015). Also the Shannon gate complexity function
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L(n, q) and the depth function D(n, q) as functions of n and the
number of additional inputs q (additional memory) were defined
and upper bounded in the case, when additional inputs are not
allowed in a reversible circuit.
The subject of this paper is reversible logic circuits, which con-
sist of NOT, CNOT and C2NOT gates and which can use an un-
limited amount of additional inputs (unlike the reversible circuits
we have studied earlier, see Zakablukov 2015).
We will describe an analogue of Lupanov’s method for synthe-
sizing a reversible circuit with additional inputs, which has the
minimal gate complexity or the minimal depth. Using this synthe-
sis approach, we will prove the following upper asymptotic bounds
for the functions L(n, q) and D(n, q):
L(n, q0) . 2
n , if q0 ∼ n2
n−o(n) ,
D(n, q1) . 3n , if q1 ∼ 2
n .
Also, some upper bounds for the quantum weight function will be
proved.
Using the lower and upper bounds for the functions L(n, q)
and D(n, q), we state that the usage of additional memory in a re-
versible circuit, which consists of NOT, CNOT and C2NOT gates,
almost always allows to reduce its gate complexity and the depth.
2. Background
The controlled NOT gate (CNOT) was introduced by Feynman
(1985). The Toffoli gate was introduced by Toffoli (1980). The
generalized Toffoli gate with multiple control inputs is usually de-
noted as CkNOT or TOFk+1, where k stands for the number of
control inputs. The synthesis of reversible circuits consisting of
these gates was discussed in several works, see Khlopotine et al.
(2002); Maslov et al. (2007); Miller & Dueck (2003); Miller et al.
(2003); Saeedi et al. (2007, 2010); Zakablukov (2014).
We use the following notation for a generalized Toffoli gate.
Definition 2.1. A generalized Toffoli gate with k control inputs
TOF nk+1(I; t) = TOF
n
k+1(i1, · · · , ik, t) is a reversible gate with n
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inputs, which defines a transformation Bn → Bn as follows:
fTOFn
k+1
(I;t)(〈x1, · · · , xn〉) = 〈x1, · · · , xt ⊕ xi1 ∧ · · · ∧ xik , · · · , xn〉 ,
where I = { i1, · · · , ik } is a set of indices of control input lines and
t is an index of a controlled output line, t /∈ I.
From the definition one can note that a gate TOF(a) is a NOT
gate, TOF(a,b) is a CNOT gate and TOF(a,b,c) is a C2NOT gate.
We denote a set of all TOFnk+1 gates, k < 3, as Ω
2
n (i. e. all
NOT, CNOT and C2NOT gates). An upper and/or a lower indices
in TOFnk+1 will be omitted, if their value is clear from the context.
Fan-in, fan-out and a random connection of inputs and outputs
of gates in a reversible circuit are forbidden. We assume that all
gates in a reversible circuit have exactly n numbered inputs and
outputs and that the i-th output of a gate is connected only to the
i-th input of the following gate. Thus in our model of a reversible
circuit a graph associated with a circuit presents itself a single
chain. We will refer to such a connection of reversible gates as
composition.
A symbol ri from a set R = { r1, · · · , rn } can be assigned to
the i-th input and output of a gate. All these symbols can be
treated as names of memory registers (indices of memory cells),
which store the current computation result of a circuit.
If we consider all the gates from Ω2n regardless of an underlying
technology, we can assume that they all have the same technolog-
ical cost. However, in a quantum technology, for example, a tech-
nological cost of NOT and CNOT gates is much less than a tech-
nological cost of a Toffoli gate (see Barenco et al. 1995). Hence, we
will assume that a gate e from Ω2n has the weight W (e) depending
on the underlying technology. More precisely, we will asume that
all NOT and CNOT gates from Ω2n have the same weight W
(C) and
all C2NOT gates from Ω2n have the weight W
(T).
Let a reversible circuit S with n inputs be a composition of l
gates from Ω2n: S = ∗
l
j=1 TOF (Ij; tj). In the paper we study the
following circuit’s properties:
1. The gate complexity L(S), equal to the number of gates l.
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2. The quantum weight W (S), equal to the sum of weights of
all its gates.
3. The depth D(S), equal to the number of gates in the path
from inputs to outputs that cannot be executed simultane-
ously.
Note that the quantum weight W (S) of a reversible circuit S is
not equal to its technological cost, because they may significantly
differ. But we can state that in most cases a greater value of the
function W (S) means a greater technological cost of a reversible
circuit S.
A formal definition of the reversible circuit depth for our circuit
model can be found in Zakablukov (2015). Here we just want to
remind that a reversible circuit S has the depth D(S) = 1, if for
every two of its gates TOF (I1; j1) and TOF (I2; j2) the following
equation holds:
({ t1 } ∪ I1) ∩ ({ t2 } ∪ I2) = ∅ .
Also, the depth D(S) of a reversible circuit S equals to the mini-
mal number d of disjoint sub-circuits with the depth of each equal
to one in the following equation:
S =
d⊔
i=1
S
′
i, S
′
i ⊆ S, D(S
′
i) = 1 .
For example, a reversible circuit S = TOF (1; 2) ∗ TOF (3, 1) ∗
TOF (2)∗TOF (4)∗TOF (1, 4, 2)∗TOF (3) (see Figure 2.1) has the
gate complexity L(S) = 6 and the depth D(S) = 3, because we
can divide the circuit into three disjoint sub-circuits with the depth
of each equal to one in the following manner: S = (TOF (1; 2)) ∗
(TOF (3, 1) ∗ TOF (2) ∗ TOF (4)) ∗ (TOF (1, 4, 2) ∗ TOF (3)).
Note that the reversible circuit is equivalent to another one
with the depth equal to three: S1 = (TOF (1; 2) ∗ TOF (4)) ∗
(TOF (3, 1) ∗ TOF (2)) ∗ (TOF (1, 4, 2) ∗ TOF (3)). Therefore from
here on we will consider that such circuits are different in terms
of our reversible circuit’s model, but equivalent in terms of the
equality of Boolean transformations defined by them.
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x1
x2
x3
x4
y1
y2
y3
y4
Figure 2.1: A reversible circuit S = TOF (1; 2) ∗ TOF (3, 1) ∗
TOF (2)∗TOF (4)∗TOF (1, 4, 2)∗TOF (3) with the gate complexity
L(S) = 6 and the depth D(S) = 3.
3. Asymptotic bounds for reversible circuits
without additional inputs
It is well-known that a reversible circuit S with n ≥ 4 inputs de-
fines an even permutation on the set Bn, see Shende et al. (2003).
But it can also implement a transformation Bm → Bk, where
m, k ≤ n, with or without an additional memory. A circuit with
(n+q) inputs implements a transformation f : Bn → Bm, if there is
such a permutation π ∈ S(Zn+q) for circuit outputs that every in-
put of the form 〈x1, · · · , xn, 0, · · · , 0〉 is transformed by the circuit
into an output 〈y1, · · · , ym, ∗, · · · , ∗〉 after applying the permuta-
tion π, where f(〈x1, · · · , xn〉) = 〈y1, · · · , ym〉 (see Figure 3.1).
x1
xn
0
0
.
.
.
.
.
.
S pi
z1
zn+q
.
.
.
y1
ym
∗
∗
.
.
.
.
.
.
Figure 3.1: A reversible circuit S implementing a transformation
f : Bn → Bm with q additional inputs. For every x ∈ Bn the
equation f(〈x1, · · · , xn〉) = 〈y1, · · · , ym〉 holds.
We remind that in our terminology expressions “implements
a transformation” and “defines a transformation” have different
meanings. If a circuit S implements a transformation f : Bn → Bn
and has exactly n inputs, we will say that this circuit implements
f without additional inputs.
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We marked all “don’t care” outputs of a reversible circuit by
the symbol * on Figure 3.1. In most cases these outputs will not
be cleared out in the end, i. e. they will contain a computational
garbage. Unfortunately, this garbage can be removed only if a
transformation f implemented by a reversible circuit S is bijec-
tive. In this case we can clear out all garbage outputs, except
ones corresponding to the inputs of f , with the help of a part of
the existing circuit (let’s denote it as S∗). Then we can append a
reversible circuit S−1 implementing the transformation f−1 with
generating of computational garbage and with clearing out the out-
puts corresponding to the inputs of f . And finally, we can remove
this generated garbage with the help of a part of the circuit S−1
(let’s denote it as S−1∗ ). Thus a resulting circuit Sres will have the
gate complexity L(Sres) ≤ 4 · max(L(S), L(S
−1)) and the depth
D(Sres) ≤ 4 ·max(D(S), D(S
−1)) (see Figure 3.2).
x1
x2
x3
x4
0
0
0
0
0
*
*
*
*
y1
y2
y3
y4
*
*
*
*
*
y1
y2
y3
y4
0
0
0
0
0
y1
y2
y3
y4
*
0
0
0
0
y1
y2
y3
y4
0
S S∗ S
−1
S
−1
∗
Figure 3.2: An example of a reversible circuit Sres = S ∗ (S∗) ∗
S
−1 ∗ (S−1∗ ) with garbage removing.
Therefore, all asymptotic bounds for the gate complexity and
the depth will be given later for a reversible circuit with a compu-
tational garbage on the outputs. To obtain similar bounds for a
reversible circuit without a computational garbage on the outputs,
one should multiply them by four.
Let P2(n, n) be the set of all transformations B
n → Bn and
F (n, q) ⊆ P2(n, n) be the set of all transformations, which can
be implemented by reversible circuits with (n + q) inputs. It is
not difficult to show that F (n, 0), n > 3, is equal to the set of
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transformations that are defined by all the permutations from the
alternating group A(Bn) and F (n, q) = P2(n, n) if q ≥ n.
We denote the minimum gate complexity, the minimum depth
and the minimum quantum weight of a reversible circuit among all
reversible circuits implementing a transformation f ∈ F (n, q) with
q additional inputs as L(f, q), D(f, q) and W (f, q) respectively.
The Shannon gate complexity function L(n, q), the depth function
D(n, q) and the quantum weight function W (n, q) are defined as
follows:
L(n, q) = max
f∈F (n,q)
L(f, q) ,
D(n, q) = max
f∈F (n,q)
D(f, q) ,
W (n, q) = max
f∈F (n,q)
W (f, q) .
For the purpose of estimating the function W (n, q), we will
count the number of NOT/CNOT and C2NOT gates in a reversible
circuit separately. If we denote the number of NOT and CNOT
gates in a reversible circuitS as L(C)(S) and the number of C2NOT
gates as L(T)(S), then the following equation holds:
(3.1) W (S) = W (C) · L(C)(S) +W (T) · L(T)(S) .
We proved (see Zakablukov 2015) that there is such n0 ∈ N
that for n > n0 the following equations hold:
L(n, q) ≥
2n(n− 2)
3 log2(n+ q)
−
n
3
,(3.2)
D(n, q) ≥
2n(n− 2)
3(n+ q) log2(n+ q)
−
n
3(n+ q)
,(3.3)
W (n, q) ≥ min(W (C),W (T)) ·
(
2n(n− 2)
3 log2(n + q)
−
n
3
)
.(3.4)
Also, the following uppper bounds for a reversible circuit without
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additional inputs were proved (see Zakablukov 2015):
L(n, 0) ≤
3n2n+4
log2 n− log2 log2 n− log2 φ(n)
(1 + ǫL(n)) ,(3.5)
D(n, 0) ≤
n2n+5
log2 n− log2 log2 n− log2 φ(n)
(1 + ǫD(n)) ,(3.6)
W (n, 0) ≤
n2n+4
(
W (C)(1 + ǫC(n)) + 2W
(T)(1 + ǫT (n)
)
log2 n− log2 log2 n− log2 φ(n)
,(3.7)
where φ(n) < n/ log2 n is an arbitrarily slowly growing function
and
ǫL(n) =
1
6φ(n)
+
(
8
3
− o(1)
)
log2 n · log2 log2 n
n
,
ǫD(n) =
1
4φ(n)
+ (4− o(1))
log2 n · log2 log2 n
n
,
ǫC(n) =
1
2φ(n)
−
(
1
2
− o(1)
)
·
log2 log2 n
n
,
ǫT (n) = (4− o(1))
log2 n · log2 log2 n
n
.
Unfortunately, there are no known upper asymptotic bounds
for the functions L(n, q), D(n, q) and W (n, q) in the case when
a reversible circuit can use an unlimited amount of additional in-
puts for today. Nevertheless, it has been already showed that in
some cases the usage of additional memory in a reversible circuit
consisting of gates from Ω2n allows to reduce its gate complexity
and the depth, see Abdessaied et al. (2013); Barenco et al. (1995);
Miller et al. (2010).
4. Reducing the gate complexity with the help
of additional inputs
Lupanov described asymptotically the best synthesis algorithm of
a Boolean function in the basis { ¯,∧,∨}. He proved that any
Boolean function of n variables can be implemented in a circuit
with the gate complexity L ∼ 2n / n and with the total delay no
more than O(n), see Lupanov (1970). We will modify Lupanov’s
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method in order to synthesize a reversible circuit, which consists
of gates from Ω2n+q and implements a transformation f ∈ F (n, q)
with q additional inputs.
The basis { ¯,⊕,∧} is functionally complete, therefore it can be
used to implement any transformation f ∈ F (n, q). Let’s express
every element of this basis via a composition of NOT, CNOT and
C2NOT gates (see Figure 4.1). As we can see, this requires no
more than two gates and one additional input for every element of
the basis.
x
0
x
x¯
x
y
0
x
y
x⊕ y
x
y
0
x
y
x ∧ y
Figure 4.1: Implementing elements of the basis { ¯,⊕,∧} with
compositions of NOT, CNOT and C2NOT gates.
First, we prove the following lemma about the gate complexity
of a reversible circuit implementing all conjunctions of n variables
of the form xa11 ∧ · · · ∧ x
an
n , ai ∈ B.
Lemma 4.1. All conjunctions of n variables of the form xa11 ∧· · ·∧
xann , ai ∈ B, can be implemented in a reversible circuit Sn, which
consists of gates from Ω2n+q, with the gate complexity L(Sn) ∼ 2
n
and with q(Sn) ∼ 2
n additional inputs.
Proof. First step is obtaining inversions of all input variables:
x¯i, 1 ≤ i ≤ n. This can be done using L1 = 2n NOT and CNOT
gates and q1 = n additional inputs.
We construct our reversible circuit Sn this way: using circuits
S⌈n/2⌉ and S⌊n/2⌋, we implement all conjunctions of the first ⌈n/2⌉
and the last ⌊n/2⌋ variables (see Figure 4.2). After this we imple-
ment conjunctions of outputs of the circuit S⌈n/2⌉ with outputs of
the circuit S⌊n/2⌋. This can be done using L2 = 2
n C2NOT gates
and q2 = 2
n additional inputs.
Hence, the following equation holds:
L(Sn) ∼ q(Sn) ∼ 2
n + 2L(Sn/2) ∼ 2
n .

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S⌈n/2⌉ S⌊n/2⌋
x1 x⌈n/2⌉ x⌈n/2⌉+1 xn
... ...
... ...
...
...
0 0 0 0
y1 y2n
Figure 4.2: The structure of a reversible circuit Sn implementing
conjunctions of n variables with the minimal gate complexity.
Now we can prove the first theorem of the paper.
Theorem 4.2.
L(n, q0) . 2
n, if q0 ∼ n2
n−⌈n/φ(n)⌉ ,
where φ(n) ≤ n /(log2 n+log2 ψ(n)) and ψ(n) are arbitrarily slowly
growing functions.
Proof. We will describe a new synthesis algorithm A1, which
is similar to the Lupanov’s method and whose main goal is the
reduction of the gate complexity with the help of additional inputs.
Let’s consider a transformation f : Bn → Bn. It can be repre-
sented as follows:
(4.3) f(x) =
⊕
ak+1,··· ,an∈B
x
ak+1
k+1 ∧ · · · ∧ x
an
n ∧
∧ f(〈x1, · · · , xk, ak+1, · · · , an〉) .
Each of 2n−k Boolean transformations
f(〈x1, · · · , xk, ak+1, · · · , an〉) = fi(〈x1, · · · , xk〉) ,
where
∑n−k
j=1 ak+j2
j−1 = i, is a Boolean transformation Bk → Bn
and can be represented as the system of n coordinate functions
fi,j(x), x ∈ B
k, 1 ≤ j ≤ n.
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The value of every coordinate function fi,j(x) can be calculated
with the help of an analogue of a disjunctive normal form:
(4.4) fi,j(x) =
⊕
σ∈Bk
fi,j(σ)=1
xσ11 ∧ · · · ∧ x
σk
k .
All 2k conjunctions of the form xσ11 ∧ · · · ∧ x
σk
k can be divided
into the groups with no more than s conjunctions in each. The
number of such groups is p = ⌈2k / s⌉. Using conjunctions of a
single group, we can construct no more than 2s Boolean functions
by the formula ((4.4)).
Let Gi be the set of all Boolean functions that can be con-
structed with the help of conjunctions of an i-th group, 1 ≤ i ≤ p.
Then |Gi| ≤ 2
s. Therefore, we can rewrite equation ((4.4)) as
follows:
(4.5) fi,j(x) =
⊕
t=1···p
gjt∈Gt
1≤jt≤|Gt|
gjt(x) .
Note that all Boolean functions of a group Gi can be imple-
mented, using a similar technique as in the Lemma 4.1. From
the Figure 4.2 we can see that all C2NOT gates will be simply
replaced by compositions of two CNOT gates. Thus, L ∼ 2s+1
CNOT gates and q ∼ 2s additional inputs are required for this
part in total.
The synthesis algorithm A1 constructs a reversible circuit S
implementing the transformation f ((4.3)) from the following sub-
circuits (see Figure 4.3):
1. Sub-circuit S1 implementing all conjunctions of the first k
variables xi by the Lemma 4.1 with the gate complexity L1 ∼
2k and with q1 ∼ 2
k additional inputs. The sub-circuit almost
completely consists of C2NOT gates (the number of other
gates is negligible).
2. Sub-circuit S2 implementing all Boolean functions g ∈ Gi
for all i ∈ Zp by the formula ((4.4)) with the gate complexity
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S1 S4
S2
S3
S5
x1 xk xk+1 xn
... ...
... ...
...
... ...
...
xσ11 ∧ . . . ∧ x
σk
k
g ∈ Gi
fi,j(x1, . . . , xk)
x
ak+1
k+1 ∧ . . . ∧ x
an
n
f(x)
Figure 4.3: The structure of a reversible circuit S produced by
the synthesis algorithm A1.
L2 ∼ p2
s+1 and with q2 ∼ p2
s additional inputs (see the note
above about the implementation of all Boolean functions of
a group Gi). The sub-circuit consists only of CNOT gates.
3. Sub-circuit S3 implementing all n2
n−k coordinate functions
fi,j(x), i ∈ Z2n−k , j ∈ Zn, by the formula ((4.5)) with the
gate complexity L3 ≤ pn2
n−k and with q3 = n2
n−k additional
inputs. The sub-circuit consists only of CNOT gates.
4. Sub-circuit S4 implementing all conjunctions of the last (n−
k) variables xi by the Lemma 4.1 with the gate complex-
ity L4 ∼ 2
n−k and with q4 ∼ 2
n−k additional inputs. The
sub-circuit almost completely consists of C2NOT gates (the
number of other gates is negligible).
5. Sub-circuit S5 implementing the transformation f by the
formula ((4.3)) with the gate complexity L5 ≤ n2
n−k and
with q5 = n additional inputs. The sub-circuit consists only
of C2NOT gates.
We are seeking the values of parameters k and s that satisfy
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the following conditions:

s = n− 2k ,
k = ⌈n /φ(n)⌉ , where φ(n) is a growing function,
1 ≤ s < n ,
1 ≤ k < n / 2 ,
2k / s ≥ ψ(n) , where ψ(n) is a growing function.
In this case p = ⌈2k / s⌉ ∼ 2k / s and 2⌈n /φ(n)⌉ ≥ sψ(n). This
implies that for any growing function φ(n) ≤ n /(log2 n+log2 ψ(n))
the values of parameters k and s will satisfy the conditions above.
Summing up gate complexities and the number of additional
inputs of sub-circuits S1–S5, we obtain the following bounds:
L(S) ∼ 2k + p2s+1 + pn2n−k + 2n−k + n2n−k ,
L(S) ∼ 2k +
2n−k+1
s
+
n2n
s
,
q(S) ∼ 2k + p2s + n2n−k + 2n−k + n ∼ 2k +
2n−k
s
+ n2n−k .
Hence, if k = ⌈n /φ(n)⌉ and s = n − 2k, where φ(n) ≤
n /(log2 n + log2 ψ(n)) and ψ(n) are growing functions, the fol-
lowing equations hold:
L(S) ∼ 2⌈n/φ(n)⌉ +
2n+1
n(1− o(1))2⌈n /φ(n)⌉
+
n2n
n(1− o(1))
∼ 2n ,
q(S) ∼ 2⌈n /φ(n)⌉ +
2n
n(1− o(1))2⌈n/φ(n)⌉
+
n2n
2⌈n /φ(n)⌉
∼
n2n
2⌈n /φ(n)⌉
.
Since the synthesis algorithm A1 can produce a reversible cir-
cuit S for any Boolean transformation f ∈ F (n, q), we can state
that L(n, q0) ≤ L(S) ∼ 2
n, if q0 ∼ n2
n−⌈n /φ(n)⌉, where φ(n) ≤
n /(log2 n+log2 ψ(n)) and ψ(n) are arbitrarily slowly growing func-
tions. 
Theorem 4.6.
L(n, q0) ≍ 2
n, if q0 ∼ n2
n−⌈n/φ(n)⌉ ,
where φ(n) ≤ n /(log2 n+log2 ψ(n)) and ψ(n) are arbitrarily slowly
growing functions.
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Proof. Follows from the lower bound ((3.2)) for the function
L(n, q) and from the Theorem 4.2. 
Now we can upper bound the quantum weight of a reversible
circuit with additional inputs.
Theorem 4.7.
W (n, q0) .W
(C) · 2n +W (T) · n2n−⌈n/φ(n)⌉, if q0 ∼ n2
n−⌈n/φ(n)⌉ ,
where φ(n) ≤ n /(log2 n+log2 ψ(n)) and ψ(n) are arbitrarily slowly
growing functions.
Proof. To prove the bound of the theorem, we should count the
number of NOT, CNOT and C2NOT gates in a reversible circuit
produced by the synthesis algorithm A1.
From the description of the algorithm we can see that
L
(C)
1 = O(k) , L
(T)
1 ∼ 2
k ,
L
(C)
2 ∼ p2
s+1 , L
(T)
2 = 0 ,
L
(C)
3 ≤ pn2
n−k , L
(T)
3 = 0 ,
L
(C)
4 = O(n− k) , L
(T)
4 ∼ 2
n−k ,
L
(C)
5 = 0 , L
(T)
5 ≤ n2
n−k .
Providing k = ⌈n / φ(n)⌉ and s = n−2k, where φ(n) ≤ n /(log2 n+
log2 ψ(n)) and ψ(n) are growing functions, we obtain the following
upper bounds:
L(C)(n, q0) . O(k) + p2
s+1 + pn2n−k +O(n− k) ,
L(C)(n, q0) .
2k+s+1
s
+
n2n
s
,
L(C)(n, q0) .
2n+1
(n− o(n))2⌈n /φ(n)⌉
+
n2n
n− o(n)
∼ 2n ,
L(T)(n, q0) . 2
k + 2n−k + n2n−k ∼ 2k + n2n−k ,
L(T)(n, q0) . 2
⌈n /φ(n)⌉ +
n2n
2⌈n/φ(n)⌉
∼
n2n
2⌈n /φ(n)⌉
.
From these upper bounds and the equation ((3.1)) the upper
bound for the function W (n, q0) from the theorem follows. 
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Note that in the case, when W (T) = O(W (C)) = const, the
following equation holds:
W (n, q0) ≍ L
(C)(n, q0) ∼ L(n, q0) ,
where q0 ∼ n2
n−⌈n /φ(n)⌉; φ(n) ≤ n /(log2 n + log2 ψ(n)) and ψ(n)
are arbitrarily slowly growing functions. In other words, the num-
ber of C2NOT gates in a reversible circuit produced by the synthe-
sis algorithm A1 is negligible compared to the overall gate com-
plexity. And from the equations ((3.2)), ((3.4)), ((3.5)) and ((3.7))
it follows that in a reversible circuit without additional inputs the
number of C2NOT gates is equivalent by the order of magnitude
to the overall gate complexity.
5. Reducing the depth with the help of
additional inputs
We described the synthesis algorithm A1, whose main goal was
the gate complexity reduction with the help of additional inputs.
However, we can use a similar technique to reduce the depth of
a reversible circuit. Let’s denote such an algorithm as A2. The
essence of the synthesis algorithm A2 is the copying of the value
from an output to the additional inputs with the logarithmic depth
(see Figure 5.1). After this we can perform a desired operation with
the depth equal to one. All we need to do is to copy the value a
sufficient number of times.
x 0 0 0 0 0 0 0
x x x x x x x x
Figure 5.1: Copying the value x to the additional inputs with the
logarithmic depth.
First, we prove the following lemma about the depth of a re-
versible circuit implementing all conjunctions of n variables of the
form xa11 ∧ · · · ∧ x
an
n , ai ∈ B.
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Lemma 5.1. All conjunctions of n variables of the form xa11 ∧· · ·∧
xann , ai ∈ B, can be implemented in a reversible circuit Sn, which
consists of gates from Ω2n+q, with the depth D(Sn) ∼ n, the gate
complexity L(Sn) ∼ 3 · 2
n and with q(Sn) ∼ 3 · 2
n additional
inputs.
Proof. First step is obtaining inversions of all input variables:
x¯i, 1 ≤ i ≤ n. This can be done with the depth D1 = 2, using
L1 = 2n NOT and CNOT gates and q1 = n additional inputs.
We construct our reversible circuit Sn in the same way as
in Lemma 4.1, using sub-circuitsS⌈n/2⌉ andS⌊n/2⌋ (see Figure 5.2).
Any output of these sub-circuits will be used no more than in
2 · 2n/2 conjunctions, so all conjunctions can be implemented with
the depth D2 ≤ 2+n/2, using 2
n+1 CNOT gates, 2n C2NOT gates
and q2 = 3 · 2
n additional inputs.
Hence, the following equations hold:
D(Sn) ∼
n
2
+D(Sn/2) ∼ n ,
L(Sn) ∼ 3 · 2
n + 2L(Sn/2) ∼ 3 · 2
n ,
q(Sn) ∼ 3 · 2
n + 2q(Sn/2) ∼ 3 · 2
n .

S⌈n/2⌉ S⌊n/2⌋
x1 x⌈n/2⌉ x⌈n/2⌉+1 xn
... ... ...
... ...
... ... ... ...
... ... ...
0 0 0 0
y1 y2n
×2
⌊n/2⌋
×2
⌊n/2⌋
×2
⌈n/2⌉
×2
⌈n/2⌉
Figure 5.2: The structure of a reversible circuit Sn implementing
all conjunctions of n variables with the minimal depth.
Now we can prove the next theorem of the paper.
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Theorem 5.2.
D(n, q1) . 3n, if q1 ∼ 2
n .
A reversible circuit S with the depth D(S) ∼ 3n has the gate
complexity L(S) ∼ 2n+1 and the quantum weight W (S) ∼ W (C)·
·2n+1 +W (T) · n2n−⌈n /φ(n)⌉, where φ(n) ≤ n /(log2 n + log2 ψ(n))
and ψ(n) are arbitrarily slowly growing functions.
Proof. We will describe the synthesis algorithm A2, which is
similar to the synthesis algorithm A1 and whose main goal is the
reduction of the depth with the help of additional inputs.
Let’s consider a transformation f : Bn → Bn. It can be repre-
sented by the formulae ((4.3))–((4.5)), see pages 11–12.
Note that all Boolean functions of a group Gi can be imple-
mented, using a similar technique as in the Lemma 5.1. This
requires L ∼ 3 · 2s CNOT gates (2s+1 gates are used to copy
values to the additional inputs) and q ∼ 2s+1 additional inputs
(see Figure 5.3).
S⌈s/2⌉ S⌊s/2⌋
x1 x⌈s/2⌉ x⌈s/2⌉+1 xs
... ...
... ...
... ... ... ...
... ...
y1 y2s
×2
⌊s/2⌋
×2
⌊s/2⌋
×2
⌈s/2⌉
×2
⌈s/2⌉
Figure 5.3: The structure of a reversible circuit implementing all
Boolean functions g ∈ Gi with the minimal depth.
The synthesis algorithm A2 constructs a reversible circuit S
implementing the transformation f ((4.3)) from the following sub-
circuits (see Figure 5.4):
1. Sub-circuit S1 implementing all conjunctions of the first k
variables xi by the Lemma 5.1 with the depth D1 ∼ k, the
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S1 S4
S2
S3
S6
S5
x1 xk xk+1 xn
... ...
... ...
... ...
... ...
...
xσ11 ∧ . . . ∧ x
σk
k
g ∈ Gi
fi,j(x1, . . . , xk)
x
ak+1
k+1 ∧ . . . ∧ x
an
n
f(x)
Figure 5.4: The structure of a reversible circuit S produced by
the synthesis algorithm A2.
gate complexity L1 ∼ 3 · 2
k and with q1 ∼ 3 · 2
k additional
inputs. The sub-circuit contains 2k C2NOT gates.
2. Sub-circuit S2 implementing all Boolean functions g ∈ Gi for
all i ∈ Zp by the formula ((4.4)) with the depth D2 ∼ s, the
gate complexity L2 ∼ 3p2
s and with q2 ∼ p2
s+1 additional
inputs (see the note above about the implementation of all
Boolean functions of a group Gi). The sub-circuit consists
only of CNOT gates.
3. Sub-circuit S3 implementing all n2
n−k coordinate functions
fi,j(x), i ∈ Z2n−k , j ∈ Zn, by the formula ((4.5)). The fea-
ture of this sub-circuit is that a Boolean function g ∈ Gt
can be used more than once. The maximum usage count
for a function g is n2n−k. So, first of all we need to copy
the values from outputs of the sub-circuit S2 for all such
Boolean functions. This can be done with the depth equal
to ⌈n − k + log2 n⌉, using no more than pn2
n−k gates and
pn2n−k additional inputs (see Figure 5.1). After this, we im-
plement XOR function of obtained outputs with the depth
equal to ⌈log2 p⌉, the gate complexity equal to (p− 1)n2
n−k
and without additional inputs (see Figure 5.5). Therefore,
the sub-circuit S3 has the depth D3 ∼ n − k + log2 p, the
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gate complexity L3 ∼ (2p − 1)n2
n−k and q3 ∼ (p − 1)n2
n−k
additional inputs. It consists only of CNOT gates.
4. Sub-circuit S4 implementing all conjunctions of the last (n−
k) variables xi by the Lemma 5.1 with the depth D4 ∼ (n−
k), the gate complexity L4 ∼ 3·2
n−k and with q4 ∼ 3·2
n−k ad-
ditional inputs. The sub-circuit contains 2n−k C2NOT gates.
5. Sub-circuit S5, which is needed to copy (n− 1) times every
output of the sub-circuit S4. This can be done with the
depth D5 ∼ log2 n, the gate complexity L5 = (n − 1)2
n−k
and with q5 = (n−1)2
n−k additional inputs. The sub-circuit
consists only of CNOT gates.
6. Sub-circuit S6 implementing the transformation f by the for-
mula ((4.3)). The structure of the sub-circuit is as follows: all
n2n−k coordinate functions fi,j(x) are grouped by 2
n−k func-
tions (n groups in total, which correspond to n outputs of the
transformation f). Functions in a group are again grouped
by two. For every pair of functions we implement a conjunc-
tion of the corresponding outputs of sub-circuits S3 and S5,
using 2 C2NOT gates and one additional input for storing an
intermediate result (see Figure 5.6). Thus, this part of the
sub-circuit has the depth equal to 2, requires n2n−k C2NOT
gates and n2n−k−1 additional inputs. After this, in every of
n groups of obtained outputs we implement XOR function
with the logarithmic depth (see Figure 5.5 and Figure 5.6).
This part of the sub-circuit has the depth equal to n− k− 1,
requires n(2n−k−1 − 1) CNOT gates and doesn’t require ad-
ditional inputs, because we can use the existing outputs.
Summing up, the sub-circuit S6 has the depth D5 ∼ n −
k, the gate complexity L6 ∼ 3n2
n−k−1 and q6 ∼ n2
n−k−1
additional inputs.
Note that the sub-circuits S1–S3 and S4–S5 can work in par-
allel, because they use disjoint subsets of the inputs x1, · · · , xn.
We are seeking the values of parameters k and s that satisfy
Gate Complexity and Depth of Reversible Logic 21
x1 x2 x3 x4 x5 x6 x7 x8
y
Figure 5.5: Implementing the function y = x1 ⊕ · · · ⊕ x8 in a
reversible circuit with the logarithmic depth (this is a part of the
sub-circuit S3 produced by the synthesis algorithm A2).
x1 x2 y1 y2 x3 x4 y3 y4 x5 x6 y5 y6 x7 x8 y7 y80 0 0 0
z
Figure 5.6: Implementing the function z =
⊕8
i=1 xi ∧ yi in a
reversible circuit with the logarithmic depth (this is a part of the
sub-circuit S6 produced by the synthesis algorithm A2).
the following conditions:

k + s = n ,
1 ≤ k < n ,
1 ≤ s < n ,
2k / s ≥ ψ(n) , where ψ(n) is a growing function.
In this case p = ⌈2k / s⌉ ∼ 2k / s.
Summing up depths, gate complexities and the number of ad-
ditional inputs for all sub-circuits S1–S6, we obtain the following
bounds for the circuit S parameters.
The depth:
D(S) ∼ max(k + s+ n− k + log2 p ; n− k + logn) + n− k ,
D(S) ∼ 2n+ s .(5.3)
The gate complexity:
L(S) ∼ 3 · 2k + 3p2s + (2p− 1)n2n−k+
+ 3 · 2n−k + n2n−k + 3n2n−k−1 ,
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(5.4) L(S) ∼ 3 ·
2n
2s
+
3 · 2n
s
+
n2n+1
s
∼
n2n+1
s
.
The number of additional inputs:
q(S) ∼ 3 · 2k + p2s+1 + pn2n−k + 3 · 2n−k + n2n−k + n2n−k−1 ,
q(S) ∼ 3 ·
2n
2s
+
2n+1
s
+
n2n
s
∼
n2n
s
.(5.5)
From the description of the synthesis algorithm A2 we can see
that
L
(C)
1 ∼ 2
k+1 , L
(T)
1 ∼ 2
k ,
L
(C)
2 ∼ 3p2
s , L
(T)
2 = 0 ,
L
(C)
3 ∼ pn2
n−k+1 , L
(T)
3 = 0 ,
L
(C)
4 ∼ 2
n−k+1 , L
(T)
4 ∼ 2
n−k ,
L
(C)
5 ∼ n2
n−k , L
(T)
5 = 0 ,
L
(C)
6 ∼ n2
n−k−1 , L
(T)
6 = n2
n−k .
This implies that
L(C)(S) ∼ 2k+1 +
n2n+1
s
∼
n2n+1
s
,(5.6)
L(T)(S) ∼ 2k + n2n−k .(5.7)
Let k = ⌈n /φ(n)⌉, where φ(n) < n is a growing function. In
this case s = n− ⌈n / φ(n)⌉ and
2k ≥ sψ(n)⇒ k ≥ log2 s + log2 ψ(n)⇒
⇒ φ(n) ≤
n
log2 s+ log2 ψ(n)− 1
.
We can choose any arbitrarily slowly growing functions φ(n) ≤
n /(log2 n+ log2 ψ(n)) and ψ(n).
Hence, we obtain the following bounds for the circuit S param-
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eters:
D(S) ∼ 2n+ n− ⌈n / φ(n)⌉ ∼ 3n ,
L(S) ∼ L(C)(S) ∼
n2n+1
n− ⌈n / φ(n)⌉
∼ 2n+1 ,
L(T)(S) ∼ 2⌈n /φ(n)⌉ + n2n−⌈n /φ(n)⌉ ∼ n2n−⌈n /φ(n)⌉ ,
q(S) ∼
n2n
n− ⌈n /φ(n)⌉
∼ 2n .
Since the synthesis algorithm A2 can produce a reversible cir-
cuit S for any Boolean transformation f ∈ F (n, q), we can state
that D(n, q1) ≤ D(S) ∼ 3n, if q1 ∼ 2
n.
Also we can state that L(S) ∼ 2n+1 and W (S) ∼W (C) ·2n+1+
W (T) · n2n−⌈n /φ(n)⌉, where φ(n) ≤ n /(log2 n+ log2 ψ(n)) and ψ(n)
are arbitrarily slowly growing functions. 
Finally, we prove the last theorem of the paper.
Theorem 5.8.
D(n, q2) . 2n, if q2 ∼ φ(n)2
n ,
where φ(n) < n is an arbitrarily slowly growing function. A re-
versible circuit S with the depth D(S) ∼ 2n has the gate com-
plexity L(S) ∼ φ(n)2n+1 and the quantum weight W (S) ∼ W (C)·
·φ(n)2n+1 +W (T) · 2n−⌈n /φ(n)⌉.
Proof. Proof is based on the proof of the previous theorem.
Let s = ⌈n /φ(n)⌉, where φ(n) < n is a growing function. In
this case k = n− ⌈n / φ(n)⌉ and
ψ(n) ≤
2k
s
≤
φ(n)2n−o(n)
n
.
We can see that we always able to choose a growing function ψ(n)
for any growing function φ(n) < n.
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From the equations ((5.3))–((5.7)) it follows that for these val-
ues of k and s the following equations hold:
D(S) ∼ 2n+ ⌈n / φ(n)⌉ ∼ 2n ,
L(S) ∼ L(C)(S) ∼
n2n+1
⌈n / φ(n)⌉
∼ φ(n)2n+1 ,
L(T)(S) ∼ 2n−⌈n /φ(n)⌉ + n2⌈n /φ(n)⌉ ∼ 2n−⌈n /φ(n)⌉ ,
q(S) ∼
n2n
⌈n /φ(n)⌉
∼ φ(n)2n .
Since the synthesis algorithm A2 can produce a reversible cir-
cuit S for any Boolean transformation f ∈ F (n, q), we can state
that D(n, q2) ≤ D(S) ∼ 2n, if q2 ∼ φ(n)2
n, where φ(n) < n is an
arbitrarily slowly growing function.
Also, L(S) ∼ φ(n)2n+1 and W (S) ∼ W (C) · φ(n)2n+1 +W (T)·
·2n−⌈n/φ(n)⌉. 
6. Conclusion
We have discussed the problem of the general synthesis of a re-
versible circuit, which consists of NOT, CNOT and C2NOT gates
and which has additional inputs, with the lowest possible gate com-
plexity and depth. We have studied the Shannon gate complex-
ity function L(n, q), the depth function D(n, q) and the quantum
weight function W (n, q) for a reversible circuit with additional in-
puts, which implements a transformation f : Bn → Bn from the set
F (n, q).
The main result of the paper is the following claim.
Claim 6.1. The usage of additional memory in a reversible circuit
consisting of NOT, CNOT and C2NOT gates almost always allows
to reduce its gate complexity, the depth and the quantum weight.
The proof of the claim follows from the Theorems Theorem 4.2–
Theorem 5.8 and the lower bounds ((3.2))–((3.4)).
Solving the problem of the reversible logic synthesis, one should
find a compromise between the gate complexity, the depth (working
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time) and the amount of used memory (additional inputs) of a
reversible circuit. Unfortunately, we were not able to establish
good upper and lower bounds for the depth function D(n, q), which
would be asymptotically equivalent to each other by the order of
magnitude. However, the obtained bounds are sufficient to prove
the main claim of the paper.
Further research should establish more precise relationship of
a reversible circuit’s parameters from the number of additional
inputs in the circuit. We hope that the paper will be the first step
in this direction.
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